



DOCKET NO. 8229-017-27 CIP

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

|  |                         |           |           |
|--|-------------------------|-----------|-----------|
| IN RE APPLICATION OF:                  | JAMES A. HUNTER, ET AL. | ART UNIT: | 2872      |
| SERIAL NO.:                            | 10/029,875              | EXAMINER: | AMARI, A. |
| FILING DATE: DECEMBER 31, 2001         |                         |           |           |
| FOR: HIGH CONTRAST GRATING LIGHT VALVE |                         |           |           |

**DECLARATION OF JAMES A. HUNTER**

ASSISTANT COMMISSIONER FOR PATENTS  
PO BOX 1450  
ALEXANDRIA, VA 22313-1450

SIR:

I, James A. Hunter, do hereby declare and state that:

1. I am a co-inventor of the subject matter claimed in the above-captioned patent application.
2. It is my understanding that one claim of the above-captioned patent application is directed to a reflective light processing element, which may be a grating light valve.
3. I further understand that the grating light valve of the invention includes, as separate elements, a substrate, a dielectric layer formed on the substrate, a conductive trace formed on the dielectric layer and a plurality of ribbons formed above the substrate and the conductive trace. The conductive trace allows charges trapped in the dielectric layer to escape.
4. I am informed that there is no specific purpose recited for this grating light valve, no

specific function, but it is my general understanding, and was prior to December 1989, that a grating light valve is shown to work for its intended purpose when it is demonstrated that it can alter reflective light by movement from conditions of constructive to destructive interference. Specially, a grating light valve, or other light processing element, is shown to work when it modulates the amount of light reflected.

5. Submitted herewith as Exhibit A is a document that was employed at Silicon Light Machines prior to December 1989, referred to as a "runsheets." A runsheet identifies all processes that an actual product is subjected to. The runsheet that is Exhibit A is a runsheet for the preparation of the reflective light processing element having the features described above for the claimed invention of the above-captioned patent application. Exhibit B hereto is a spreadsheet prepared by me, that identifies the correlation between specific steps of the runsheet and a feature of the subject matter referred to above. Claim 1 also corresponds to Claim 1 of the above-captioned patent application.
6. The runsheet that is Exhibit A corresponds to the actual preparation of a prototype of the invention of Claim 1. As it was not a commercial run, nor prepared for a customer, many of the specific details, such as lot number and the like, were not incorporated. As set forth in Exhibit B, certain steps of the run sheet correspond to specific elements or recitations of Claim 1. Each of these is discussed below.
7. Thus, in steps 1 and 2, the runsheet begins with a silicon wafer, which corresponds to the "substrate" of Claim 1. In Step 2 a dry oxidation proceeds on the wafer, which forms an insulating dielectric (silicon dioxide) which corresponds to the recitation of Claim 1 that there be a "dielectric layer formed on the substrate."
8. In step 8 there is reference to deposition of ribbon material, followed in step 9 by the

patterning (ribbon mask) to form “a plurality of ribbons” as required in Claim 1, which is specifically recited in step 11, a step described as the ribbon etch. Thus, an 850 angstroms silicon nitride and 500 angstroms silicon dioxide etch is performed, resulted in a plurality of ribbons, as indicated on the runsheet.

9. At runsheet step 17, the step referred to as a partial release, exposes the dielectric on the substrate without releasing the ribbons fully. This is for the purpose of forming a conductive trace on the dielectric layer. The contact mask of step 18 is a mask for forming the contact for a conductive trace on the dielectric layer.
10. Step 20 of the runsheet is a contact etch step, that is, etching a contact hole for the conductive metal trace formed on the dielectric layer which is formed in Step 21 of the runsheet, metal evaporation. Thereafter, the device comprises the substrate formed at the beginning, step 1, with a dielectric layer thereon, step 2. There is a plurality of ribbons with material deposited, masked and etched in steps 8, 9, and 11 with a conductive trace and contact for the conductive trace formed in steps 17, 18, 20, 21 and 22. Step 23 is a “final release” which releases the ribbons so as to permit movement from constructive to destructive interference conditions.
11. As can be seen, accordingly, by performing the process set forth in the runsheet as was done at Silicon Light Machines by me and individuals working with me and under my direction, the subject matter of Claim 1 can be produced and was produced at Silicon Light Machines prior to December 1989. Moreover, as tested to the satisfaction of myself and my co-inventors, these grating light valves were shown to modulate the amount of light reflected by them from a light source, thereby demonstrating that the grating light valves made prior to August 11, 1989, by myself and co-inventors, in fact “worked for the intended purpose” in that they showed utility

as grating light valves.

All statements made herein are of my own knowledge are true and all statements made on information and belief are believed true. Further, I am aware that willful false statements and the like are punishable by fine, imprisonment, or both, 18 USC 1001, and that such willful false statements may jeopardize the validity of U.S. Patent Application 10/029,875 and any patent to issue thereon.

Date\_\_\_\_\_

\_\_\_\_\_  
James A. Hunter

\_\_\_\_\_ *Runsheets*

Lot Number:

| STEP # | STEP             | PROCESS   | INIT  | DATE   |
|--------|------------------|---|---|--|
| 1      | WAFER<br>START   | START P+ SUBSTRATES<br><br>Prime ____-type <____> Silicon<br>Vendor _____<br><br>Resistivity: _____ ohm-cm; Lot #: _____  | _____   | _____  |
| 2      | DRY<br>OXIDATION | Scribe wafers<br>Scribe ID: <u>Lot ID ?</u><br><br>Post Scribe Clean<br>(wbnonmetal)<br>10 minutes Piranha<br><br>Pre Diffusion Clean<br>(wbdiff)<br>10 minutes Piranha<br>30 seconds 50:1 HF<br>10 minutes HCL/H <sub>2</sub> O <sub>2</sub> /H <sub>2</sub> O<br><br>950° C Dry Oxidation - Target <u>500</u> Å<br>(Tylan 1,3,4)<br>Recipe: DRY950<br>Oxidation time: _____ minutes<br>Furnace: tytan _____<br><br>Measure:<br><div style="display: flex; justify-content: space-around; margin-top: 10px;"> <span><u>Flat</u></span> <span><u>Center</u></span> <span><u>Top</u></span> </div> <div style="display: flex; justify-content: space-between; margin-top: 10px;"> <span>Door:</span> <span>_____</span> <span>_____</span> <span>_____ Å</span> </div> <div style="display: flex; justify-content: space-between; margin-top: 10px;"> <span>Jungle:</span> <span>_____</span> <span>_____</span> <span>_____ Å</span> </div> | _____<br><br>_____<br><br>_____<br><br>_____<br><br>_____ | _____<br><br>←<br><br>_____<br><br>←<br><br>_____<br><br>_____ |

| STEP # | STEP                  | PROCESS   | INIT   | DATE   |
|--------|-----------------------|---|--|--|
| 3      | AMORPHOUS SILICON DEP | Pre Clean<br>(wbmetal)<br>6 cycle dump rinse<br>Add 3 1000 Å oxide test wafers <i>source?</i><br><br>550° C amorphous silicon deposition<br>Target <u>8700Å</u> ? <i>redo?</i><br>Recipe: _____<br>Furnace: TYSTAR1<br><br>Deposition rate from test run: _____ Å/min<br><br>Deposition time: _____ minutes<br><br>Measure (thickness):<br><br><div style="display: flex; justify-content: space-around;"> <span>Flat</span> <span>Center</span> <span>Top</span> </div><br>Door: _____ Å<br><br>Center: _____ Å<br><br>Jungle: _____ Å | _____<br>_____<br>_____<br>_____<br>_____<br>_____ | _____<br>_____<br>_____<br>_____<br>_____<br>_____ |
| 4      | POST MASK             | _____ Mask: Level _____ Rev _____<br><br><div style="border: 1px solid black; border-radius: 50%; padding: 10px; display: inline-block;">             Singe<br/>             (singe oven)<br/>             20 minutes 150° C           </div> ?   | _____<br>_____<br>_____<br>_____                   | _____<br>_____<br>_____<br>_____                   |

| STEP # | STEP      | PROCESS  | INIT  | DATE  |
|--------|-----------|--|-------|-------|
|        |           | Expose<br><i>(ultratech)</i><br>Reticle = _____, Field = _____<br><br>Exposure: _____<br><br>Focus Offset: _____<br><br>Develop/Inspect<br><i>(svgdev)</i><br>Develop and Postbake Program 1<br><br>Wafer #: _____<br><br>Verniers: _____<br><br>Dagger: _____<br><br>Lines: _____<br><br>Corners: _____ | _____ | _____ |
| 5      | DESCUM    | Descum<br><i>(drytek2)</i><br>Recipe: descum<br>2.5 minute etch  | _____ | _____ |
| 6      | POST ETCH | Etch _____<br><i>(drytek2)</i><br>Recipe: _____<br>Etch Time: _____ minutes  | _____ | _____ |

| STEP # | STEP   | PROCESS  | INIT                                 | DATE                            |
|--------|--|--|--------------------------------------|---------------------------------|
|        |  | Final Inspect (same wafer from photo):<br><br>Wafer #: _____<br><br>Verniers: _____<br><br>Dagger: _____<br><br>Lines: _____<br><br>Corners: _____   | _____                                | _____                           |
| 7      | PIRANHA<br>RESIST STRIP                              | Strip Resist (wet)<br>(w/ nonmetal)<br>20 minutes Piranha<br>10 minutes Piranha  | _____                                | _____                           |
| 8      | STRATA-<br>GLASS<br>THERMAL<br>NITRIDE<br>DEPOSITION | Outside Services: <u>Strataglass</u> <i>why?</i><br>Call courier for pickup<br>(Add 2-3 pre-stress test wafers)<br><br>LPCVD Nitride: Target <u>850</u> Å<br>DCS:NH <sub>3</sub> Ratio: _____<br><br>Measure (RI):<br><br><div style="text-align: center;"> <u>Flat</u>      <u>Center</u>      <u>Top</u> </div> Door:      _____      _____      _____ Å<br><br>Center:      _____      _____      _____ Å<br><br>Jungle:      _____      _____      _____ Å | ←<br>_____<br><br>_____<br><br>_____ | _____<br><br>_____<br><br>_____ |



| STEP # | STEP        | PROCESS  | INIT   | DATE   |
|--------|-------------|--|--|--|
|        |             | Measure (thickness):<br><br><div> <u>Flat</u>      <u>Center</u>      <u>Top</u> </div><br>Door:    _____    _____    _____ Å<br>Center:   _____    _____    _____ Å<br>Jungle:   _____    _____    _____ Å<br><br>Measure (stress):<br><br>Door:    _____ MPa<br>Center:   _____ MPa<br>Jungle:   _____ MPa | _____<br><br><br><br><br><br><br><br><br><br>_____ | _____<br><br><br><br><br><br><br><br><br><br>_____ |
| 9      | RIBBON MASK | _____ Mask: Level _____ Rev _____<br><br>Singe<br><i>(singe oven)</i><br>20 minutes 150° C<br><br>Spin Resist<br><i>(svgcoat)</i><br>Prime, Spin and Prebake Program 1<br>(run Program 10 to prime lines)<br><br>Expose<br><i>(ultratech)</i><br>Reticle = _____, Field = _____                              | _____<br><br>_____<br><br>_____<br><br>_____       | _____<br><br>_____<br><br>_____<br><br>_____       |

| STEP # | STEP           | PROCESS   | INIT  | DATE  |
|--------|----------------|---|-------|-------|
|        |                | Exposure: _____<br><br>Focus Offset: _____<br><br><br>Develop/Inspect<br>(svgdev)<br>Develop and Postbake Program 1<br><br>Wafer #: _____<br><br>Verniers: _____<br><br>Dagger: _____<br><br>Lines: _____<br><br>Corners: _____ | _____ | _____ |
| 10     | DESCUM         | Descum<br>(drytek2)<br>Recipe: descum<br>2.5 minute etch  | _____ | _____ |
| 11     | RIBBON<br>ETCH | Etch _____<br>(amtetcher)<br>Recipe: _____<br>Etch Time: _____ minutes<br><br><i>etch 850 Å<br/>and<br/>500 Å<br/>SiN</i>   | _____ | _____ |

*Resist strip?*

| STEP # | STEP                 | PROCESS   | INIT                                    | DATE                                    |
|--------|----------------------|---|---|---|
|        |                      | Final Inspect (same wafer from photo):<br><br>Wafer #: _____<br><br>Verniers: _____<br><br>Dagger: _____<br><br>Lines: _____<br><br>Corners: _____  | _____                                   | _____                                   |
| 12     | CIS METAL<br>SPUTTER | Pre Clean<br><i>(wbmetal)</i><br>30 seconds 50:1 HF<br><br>Metal Dep<br><i>(gryphon)</i><br>_____ Equivalent oxide etch<br>_____ Sputter Deposition<br>Target: <u>3000 Å</u><br><br>Measure (Rs):<br><br><u>Flat</u> <u>Center</u> <u>Top</u><br><br>_____          _____          _____ ohm/sq | _____<br><br><br>_____<br><br><br>_____ | _____<br><br><br>_____<br><br><br>_____ |
| 13     | M2 MASK              | _____ Mask: Level _____ Rev _____<br><br>Singe<br><i>(singe oven)</i><br>20 minutes 150° C  | _____<br><br>_____                      | _____<br><br>_____                      |

| STEP # | STEP              | PROCESS   | INIT  | DATE  |
|--------|-------------------|---|---|---|
|        |                   | Spin Resist<br><i>(svgcoat)</i><br>Prime, Spin and Prebake Program 1<br>(run Program 10 to prime lines)<br><br>Expose<br><i>(ultratech)</i><br>Reticle = _____, Field = _____<br><br>Exposure: _____<br><br>Focus Offset: _____<br><br>Develop/Inspect<br><i>(svgdev)</i><br>Develop and Postbake Program 1<br><br>Wafer #: _____<br><br>Verniers: _____<br><br>Dagger: _____<br><br>Lines: _____<br><br>Corners: _____ | _____<br><br><br><br><br><br><br><br><br><br><br><br> | _____<br><br><br><br><br><br><br><br><br><br><br><br> |
| 14     | DESCUM            | Descum<br><i>(drytek2)</i><br>Recipe: descum<br>2.5 minute etch   | _____   | _____   |
| 15     | WET METAL<br>ETCH | Pour fresh etchant<br>Etchant: _____<br><i>(wbmetal)</i>  | _____   | _____   |

| STEP # | STEP               | PROCESS   | INIT                    | DATE                    |
|--------|--------------------|---|-------------------------|-------------------------|
|        |                    | Etch metal to clear<br>Etch Time: _____ minutes   | _____                   | _____                   |
| 16     | RESIST ASH         | Strip Resist (dry)<br>( <i>matrix</i> )<br>Recipe: newlotemp<br>Strip Time: _____ minutes<br><br>Post Clean<br>6 cycle Dump Rinse<br>( <i>wbmetal</i> )   | _____                   | _____                   |
| 17     | PARTIAL<br>RELEASE | WAFERS NEED TO GO TO SLM<br>← NOE? <i>clean?</i>  |                         |                         |
| 18     | CONTACT<br>MASK    | _____ Mask: Level _____ Rev _____<br><br>Singe<br>( <i>singe oven</i> )<br>20 minutes 150° C<br><br>Spin Resist<br>( <i>svgcoat</i> )<br>Prime, Spin and Prebake Program 1<br>(run Program 10 to prime lines) | _____<br>_____<br>_____ | _____<br>_____<br>_____ |

| STEP # | STEP            | PROCESS  | INIT   | DATE   |
|--------|-----------------|--|--|--|
|        |                 | Expose<br><i>(ultratech)</i><br>Reticle = _____, Field = _____<br><br>Exposure: _____<br><br>Focus Offset: _____<br><br><br><br><br><br><br><br><br><br>Develop/Inspect<br><i>(svgdev)</i><br>Develop and Postbake Program 1<br><br>Wafer #: _____<br><br>Verniers: _____<br><br>Dagger: _____<br><br>Lines: _____<br><br>Corners: _____ | _____<br><br><br><br><br><br><br><br><br><br>_____ | _____<br><br><br><br><br><br><br><br><br><br>_____ |
| 19     | DESCUM          | Descum<br><i>(drytek2)</i><br>Recipe: descum<br>2.5 minute etch  | _____  | _____  |
| 20     | CONTACT<br>ETCH | Etch _____<br><i>(amtetcher)</i><br>Recipe: _____<br>Etch Time: _____ minutes  | _____  | _____  |

| STEP # | STEP             | PROCESS  | INIT  | DATE  |
|--------|------------------|--|-------|-------|
|        |                  | Final Inspect (same wafer from photo):<br><br>Wafer #: _____<br><br>Verniers: _____<br><br>Dagger: _____<br><br>Lines: _____<br><br>Corners: _____ | _____ | _____ |
| 21     | METAL EVAP       | WAFERS NEED TO GO TO LANCE GODDARD   | 500 Å |       |
| 22     | ALLOY            | <i>simulate seal furnace?</i>  |       |       |
| 23     | FINAL<br>RELEASE | WAFERS NEED TO GO TO SLM   |       |       |

**RUNSH  
EET  
DETAIL  
ED  
DESCRI  
PTION**

| <b>Step #</b> | <b>Step Name</b>                       | <b>Comments</b>   | <b>Claim Reference</b>  |
|---------------|--|---|---|
| 1             | WAFER START                            | Starting Si Substrate   | Claim 1, "a substrate"  |
| 2             | DRY OXIDATION                          | Grow an insulating dielectric                                   | Claim 1, "a dielectric layer formed on the substrate"               |
| 3             | AMORPHOUS SILICON DEP                  | Deposit Si sacrificial layer                                    | NA  |
| 4             | POST MASK                              | Photo patterning of ribbon anchor                               | NA  |
| 5             | DESCUM                                 | Ashing of residual photoresist                                  | NA  |
| 6             | POST ETCH                              | Forms ribbon anchor "mold"                                      | NA  |
| 7             | PIRANHA RESIST STRIP                   | Strips resist   | NA  |
| 8             | STRATAGLASS THERMAL NITRIDE DEPOSITION | Ribbon material deposition                                      | Claim 1, "a plurality of ribbons..."                                |
| 9             | RIBBON MASK                            | Photo patterning of ribbon                                      | Claim 1, "a plurality of ribbons..."                                |
| 10            | DESCUM                                 | Ashing of residual photoresist                                  | NA  |
| 11            | RIBBON ETCH                            | Etching of ribbon   | Claim 1, "a plurality of ribbons..."                                |
| 12            | CIS METAL SPUTTER                      | Deposition of thick metal wiring                                | NA  |
| 13            | M2 MASK                                | Photo patterning of thick metal wiring                          | NA  |
| 14            | DESCUM                                 | Ashing of residual photoresist                                  | NA  |
| 15            | WET METAL ETCH                         | Etching of thick metal wiring                                   | NA  |
| 16            | RESIST ASH                             | Strips resist   | NA  |
| 17            | PARTIAL RELEASE                        | Exposes dielectric on substrate without releasing ribbons fully | Claim 1, "a conductive trace on the dielectric layer.."             |
| 18            | CONTACT MASK                           | Photo patterning of contact hole for conductive metal trace     | Claim 1, contact for "a conductive trace on the dielectric layer.." |
| 19            | DESCUM                                 | Ashing of residual photoresist                                  | NA  |
| 20            | CONTACT ETCH                           | Etching of contact hole for conductive metal trace              | Claim 1, contact for "a conductive trace on the dielectric layer.." |
| 21            | METAL EVAP                             | Formation of conductive trace                                   | Claim 1, "a conductive trace on the dielectric layer.."             |
| 22            | ALLOY                                  | Sinters contact   | Claim 1, contact for "a conductive trace on the dielectric layer.." |
| 23            | FINAL RELEASE                          | Fully releases ribbons  | Claim 1, "a plurality of ribbons "                                  |